# San José State University Department of Aviation & Technology Tech 63 Analog and Digital Circuits, Spring 2018

**Course and Contact Information** 

**Instructor:** Dr. Pouya Ostovari

Office Location: IS 106

**Telephone:** (408)-924-3917

**Email:** pouya.ostovari@sjsu.edu

**Office Hours:** MW: 14:00 – 15:00

or by an appointment

**Class Days/Time:** MW: 12:00 – 12:50 Lecture

M: 15:00 – 17:45 Lab

Classroom: Lectures: Engr. 103

Lab: IS 117

# **Prerequisites:**

Tech 60

### **Course Format**

The course relies on lecture and lab materials presented in class and students are strongly encouraged to attend and participate in the discussions.

# **Course Description**

Logic gates emphasizing TTL and CMOS. Design techniques. Combinational circuits, counters, registers, multiplexers, Semiconductor theory. Operational amplifiers. Device applications, signal generators, voltage regulators and power supplies.

## **Course Learning Outcomes (CLO)**

Upon successful completion of this course, students will be able to:

- 1. Build, test and troubleshoot combinational logic circuits.
- 2. Design, build and troubleshoot counters, registers, multiplexers, and memory devices
- 3. Explain the interfacing between the digital and analog world.
- 4. Describe the fundamentals of semiconductors, op-amps, timers, power supplies and oscillators.

- 5. Design, build and troubleshoot diode circuits, transistor circuits, op-amp circuits, active filters, and oscillators.
- 6. Design or modify fundamental electronic circuits to meet certain requirements.

# Required Texts/Readings

# **Textbook**

- 1. Floyd, Thomas L., Digital Fundamentals. 11th Edition, Upper Saddle River, NJ: Prentice Hall, 2014.
- 2. Floyd, Thomas L., Electronic Devices Conventional Current Version. 9th Edition. Upper Saddle River, NJ: Prentice Hall. 2012.

# **Course Requirements and Assignments**

You will answer selected questions for each chapter. Homework and lab assignments will be posted on Canvas. You should submit your work via Canvas by the due date.

## **Final Examination**

The final exam will be comprehensive, covering all material presented in class.

# **Grading Information**

Homework	10%
Quizzes	10%
Midterm 1	15%
Midterm 2	15%
Lab	25%
Final Exam	25%

The final grade will be determined according to the following scale:

A+	96-100	B+	87-89	C+ 77-79	D+ 67-69	F <60
A	93-95	В	83-86	C 73-76	D 63-69	
A-	90-92	B-	80-82	C- 69-72	D- 60-62	

- 1. Check continuously your standing in the class on <u>Canvas</u> (https://sjsu.instructure.com). Notify the instructor immediately if there is an error in any of your grades.
- 2. All late assignments submitted up to 7 calendar days after the due date and time will have a penalty of 10% per day.
- 3. Assignments submitted after 7 calendar days of the due date will not be accepted and they will be recorded as 0.
- 4. There will not be any makeup quiz, but your lowest quiz grade will NOT be considered.

### **Classroom Protocol**

Class participation and attendance are strongly encouraged. Use of cell-phones are not allowed. Laptop computers and tablet are allowed only for taking lecture notes and related work to the lectures.

# **University Policies**

Per University Policy S16-9, university-wide policy information relevant to all courses, such as academic integrity, accommodations, etc. will be available on Office of Graduate and Undergraduate Programs' Syllabus Information web page at http://www.sjsu.edu/gup/syllabusinfo/"

# **Students with Special Need**

If you need special accommodation, please contact Accessible Education Center at your earliest convenience. You can find more information at <a href="http://www.sjsu.edu/aec/faculty/index.html">http://www.sjsu.edu/aec/faculty/index.html</a>.

Tech 165 Wireless Communications Technologies, Fall 2017 Course Schedule/Outline

Week	Topics, Readings, Assignments, Deadlines		
1, Jan 24 <sup>th</sup>	• Introduction, Green Sheet, Course Organization, Orientation		
	• Chapter 1 ( <u>Introductory Concepts</u> )		
2, Jan 29 <sup>th</sup>	• Chapter 1 continued - Chapter 2 ( <u>Number Systems, Operations,</u>		
	and Codes)		
3, Feb 5 <sup>th</sup>	• Chapter 2 continued		
4, Feb 12 <sup>th</sup>	• Chapter 2 continued		
5, Feb 19 <sup>th</sup>	• Chapter 3 ( <u>Logic Gates</u> )		
6, Feb 26 <sup>th</sup>	• Chapter 4 ( <u>Boolean Algebra and Logic Simplification</u> )		
7, Mar 5 <sup>th</sup>	Chapter 4 continued		
	Midterm exam 1		
8, Mar 12 <sup>th</sup>	Chapter 4 continued		
9, March 19 <sup>th</sup>	• Chapter 4 continued - Chapter 5 ( <u>Combinational Logic</u>		
	<u>Analysis</u> )		
10, Apr 2 <sup>th</sup>	• Chapter 5 continued		
11, Apr 9 <sup>th</sup>	• Chapter 6 ( <i>Functions of Combinational Logic</i> )		
	• Midterm exam 2		
12, Apr 16 <sup>th</sup>	• Chapter 1 ( <u>Introductory to Electronics</u> )		
	• Chapter 2 ( <u>Diodes and Applications</u> )		
13, Apr 23 <sup>th</sup>	• Chapter 2 continued		
	• Chapter 3 ( <u>Special-Purpose Diodes</u> )		
14, Apr 30 <sup>th</sup>	Chapter 4 ( <u>Bipolar Junction Transistors</u> )		
15, May 7 <sup>th</sup>	Chapter 5 ( <i>Transistor Bias Circuits</i> )		
15, May 14 <sup>th</sup>	• Chapter 6 ( <i>BJT Amplifiers</i> )		
	• Chapter 7 ( <u>Power Amplifiers</u> )		
Friday, May 18	Final exam, 12:15-14:30		

<sup>\*</sup> Subject to change with fair notice

**Tentative Calendar\*** 

Spring Break: Monday, March 26 - Friday, March 30

You can find the calendar at <a href="http://info.sjsu.edu/static/policies/calendar-fall.html">http://info.sjsu.edu/static/policies/calendar-fall.html</a>